## BarraCUDA: GPUs do leak DNN weights

<u>Peter Horvath</u><sup>1</sup>, Lukasz Chmielewski<sup>2</sup>, Leo Weissbart<sup>1</sup>, Lejla Batina<sup>1</sup>, Yuval Yarom<sup>3</sup>

Radboud University Nijmegen<sup>1</sup>, Masaryk University Brno<sup>2</sup>, Ruhr University Bochum<sup>3</sup>

HardwearIO USA 2024, 31st May



• generative AI: smart assistant



• generative AI: smart assistant

medical imaging



• generative AI: smart assistant

- medical imaging
- traffic control



- generative AI: smart assistant
- medical imaging
- traffic control
- drones



- generative AI: smart assistant
- medical imaging
- traffic control
- drones
- self-driving cars



# Drones navigate unseen environments with liquid neural networks

MIT researchers exhibit a new advancement in autonomous drone navigation, using brain-inspired liquid neural networks that excel in out-ofdistribution scenarios.

- drones equipped with AI are much more capable: autonomous
- development and IP behind these are crucial to be protected for e.g. the military
- this is not only limited to drones

# Self-driving cars

- The intelligence behind self-driving cars is based on neural nets
  - Tesla Autopilot: 48 networks which take 70000 GPU hours ( $\approx$  \$3.5M) to train
  - dataset collection, training and R&D is extremely expensive



Figure 1: Panoptic segmentation, source: nvidia.com

### Attacks on DNNs I.

- Models and gathered datasets are intellectual property
  - designing and training a neural network is costly
  - the data is often valuable or private (health-care, financial)
- Wide variety of attack goals:
  - membership inference
  - Ø backdoor attacks
  - **8** model extraction attacks  $\rightarrow$  **BarraCUDA**

# Attacks on DNNs II.

- Edge devices can be potential targets for side-channel attacks due to:
  - attacker can have physical access
  - limited computing resources
  - low latency requirements



## **DNN** building blocks

- architecture: defines order and types of transformations (*layers*) on the input, the structure
- weights: internal parameters of the layers



• architecture  $\approx$  crypto algorithm



• architecture pprox crypto algorithm ightarrow operational leakage

- architecture pprox crypto algorithm ightarrow operational leakage
- weights pprox key

- architecture pprox crypto algorithm ightarrow operational leakage
- weights  $\approx$  key  $\rightarrow$  **data-dependent** leakage

# Crypto vs. DNNs II.



Figure 2: Crypto (AES ECB) vs. NN

# Are neural network implementations on **GPU** vulnerable to weight extraction?

Author	Platform	clock freq. (MHz	2)
Batina, et al.	microcontroller	20, 84	
Dubet, et al.	FPGA	24	
Yoshida, et al.	FPGA	25	
Regazzoni, et al.	FPGA	N/A	
Yli-Mäyry, et al.	FPGA	N/A	
Li, et al.	FPGA	25	
Joud, et al.	microcontroller	100	
Gongye et al.	FPGA	320	
BarraCUDA	GPU	920	

# CUDA programming model

- hierarchical model of grids of thread blocks
- the thread blocks are scheduled to the Streaming Multiprocessors (SM) of the GPU where they form groups of 32 threads called warps





Figure 3: Maxwell 750 TI, 750 TI Whitepaper

# GPU Streaming Multiprocessor





Figure 4: Maxwell SM

## Target & threat model

- 1 Nvidia Jetson Nano: TX1 chip with Maxwell GPU
- Objective: FP16 weights of Convolutional Neural Network (CNN)
- **8** requires physical access to collect EM
- ONN architecture is known



Figure 5: Jetson Nano

#### 1 High clock-frequency: requires good equipment



- **1** High clock-frequency: requires good equipment
- Ourstable clock: hard to synchronize traces, more measurements are needed



- 1 High clock-frequency: requires good equipment
- Ourstable clock: hard to synchronize traces, more measurements are needed
- **8** Noise: parallel GPU threads, SoC & OS



- 1 High clock-frequency: requires good equipment
- Ourstable clock: hard to synchronize traces, more measurements are needed
- **8** Noise: parallel GPU threads, SoC & OS
- **Warp scheduling uncertainty**: more measurements

- 1 High clock-frequency: requires good equipment
- Ourstable clock: hard to synchronize traces, more measurements are needed
- **8** Noise: parallel GPU threads, SoC & OS
- **Warp scheduling uncertainty**: more measurements
- **9** Parallel threads: leakage model

#### Leakage detection

- scan whole package and nearby capacitors for EM
- use fixed vs. random weight TVLA to detect Points-of-Interest (Pol)
- establish appropriate leakage model

#### **2** Leakage exploitation

- apply Differential Power Analysis (DPA) at Pols
- go weight-by-weight in a kernel by targeting the partial results in the convolution

#### **8** Investigate noise contribution

- Two experiments to compare noise introduced by more threads:
  - small 2-layer CNN with just one kernel
  - 18-layer CNN EfficientNet



Figure 6: TX1 surface scan with 300 µm resolution





## Convolution implementations

• convolution can be implemented in many ways

1 Fast Fourier Transform

2 matrix multiplications: optimized for GPU

special cases: Winograd convolution



## Convolution implementations

• convolution can be implemented in many ways

- Fast Fourier Transform
- 2 matrix multiplications: optimized for GPU
  - special cases: Winograd convolution
- Jetson Nano FP16 convolution structure:
  - Init block
    Convolution block
    Direct Date
  - 🚯 Bias + Relu



## Conv layer segmentation



21 / 36



## Leakage modeling

- different data types influence leakage modeling
- FP16 underlying instruction: HFMA2 R0, R1, R2, R0 ;

Leakage modeling determines how efficient the attack will be, we can



Leakage modeling determines how efficient the attack will be, we can

- 1. focus on a **single** lane (thread) in a warp and a **single** weight at a time
  - we only have to guess 16 bits
  - simple and only a fraction of the inputs have to be known (one from each input channel)
  - it is most likely not the best leakage model

Leakage modeling determines how efficient the attack will be, we can

- 1. focus on a **single** lane (thread) in a warp and a **single** weight at a time
  - we only have to guess 16 bits
  - simple and only a fraction of the inputs have to be known (one from each input channel)
  - it is most likely not the best leakage model
- 2. focus on **multiple** lanes in a warp that use the **same** weight at the same time
  - still 16 bits
  - might be a better model
  - more details about input loading have to be known

## Leakage modeling

#### 3. focus on a single lane in a warp with two weights

- we have to know guess 32 bits
- definitely a better leakage model then #1
- still only a fraction of the inputs have be known

3. focus on a single lane in a warp with two weights

- we have to know guess 32 bits
- definitely a better leakage model then #1
- still only a fraction of the inputs have be known

4. and more: multiple warps with the same weight



Figure 7: Weight TVLA

 Hamming-weight and Hamming-distance based leakage models both work



Figure 8: Bias TVLA



Figure 9: First weight in first layer of small CNN with 7M traces



Figure 10: Second weight in second layer of small CNN with 7M traces





## DPA parallelization & cost

- 1 DNNs have lot of weights and are highly parallelizable
  - this also means DPA is parallelizable against DNNs
  - e.g. convolutional layer: kernels independently calculate dot products
  - similar to running AES in parallel with different keys
- 2 attack time linearly scales with kernel size
- our CUDA implementation: 5 GPU minutes for one weight (3080 RTX)
- 4 for a NN with 5 million weights  $\approx$  \$ 50-60K

• Masking: break the relationship between power and data

- Masking: break the relationship between power and data
- Shuffling: randomize order of multiplications

- Masking: break the relationship between power and data
- Shuffling: randomize order of multiplications
- EM containment: miniaturization lowers EM emanations

- Masking: break the relationship between power and data
- Shuffling: randomize order of multiplications
- EM containment: miniaturization lowers EM emanations
- Warp scheduling randomization: this is GPU specific, similar to shuffling but on a higher level.

- the current trend in AI is to use lower and lower precision (8 or even 4 bits)
- lower precision = lower attack complexity, since DPA does exhaustive key search
- newer GPU architectures
  - Tensor Cores
  - Integer Dot Product and Accumulate: IDP4A

**1** GPUs are tough targets but not impenetrable

- e multiple leakage models work suggesting multiple components are vulnerable
- 8 attack can be parallelized
- 4 on the other hand, cost of attack can be high

# Thank you!

