# hardwear.io

Hardware Security Conference and Training

## Hacking NAND Memory Pinout using Logic Analyzer

Alexander "Sasha" Sheremetov, Rusolut, Poland



WWW.RUSOLUT.COM

### WHO NEEDS THAT?

EVERYONE WHO HAS EVER WORKED WITH:

- PORTABLE STORAGE (CARDS, FLASHDRIVES, ETC)
- VEHICLE INFOTAINMENT SYSTEMS, ECUs, etc
- SMARTPHONES
- TABLETS
- DRONES
- ROUTERS
- WEARABLES/SMARTWATCHES
- LAPTOPS
- SOLID STATE DRIVES
- VOICE RECORDERS
- MULTIMEDIA PLAYERS
- SMART TV
- INTERNET OF THINGS ....AND MUCH MORE...

#### **DIGITAL FORENSICS**

#### SECURITY RESEARCHERS

#### DATA RECOVERY

#### **VENDORS & INDUSTRY**

#### TRANSPORTATION SAFETY BOARDS

#### WHY? BECAUSE WE WANT TO READ NAND MEMORY IN CASE IF:

- Flash memory devices unrecognized by PC
- Secured/Locked flash media such as SD, eMMC, etc
- Damaged flash devices (fire, water, cracks)
- Recovery of data artefacts from non-erased blocks https://ieeexplore.ieee.org/document/977707
- Access every byte of the memory (hacking RPMB...?)

https://www.sciencedirect.com/science/article/pii/S2666281723002019

• Reverse engineering of FW/security/protocol layer











#### EMBEDDED NAND STRUCTURE





#### CHIP-OFF DATA ACQUISITION METHOD



- 1. NAND memory connection
- 2. Physical image extraction
- 3. Controller emulation

#### KNOWN PACKAGES OF NAND



#### EASY TO READ



**BGA152** 



**BGA100** 



BGA132





**BGA107** 





BGA137

LGA60 (FOR TH58TFT1DFKLAVH AND ALIKE)



### Technological pads of monolithic chips





#### Pinout - ???





#### MicroSD inside





#### MicroSD inside



#### Technological pads of eMMC



#### eMMC inside





#### NAND INTERFACE – TSOP48

IOO...IO7 – Data bus

Vcc/VccQ – power 3,3 or 1,8 V

Vss/VssQ - Ground

CLE – Command latch enable ALE – Address latch enable RE – Read enable WE – Write enable

R/B0...R/B3 – Ready/Busy status CE0...CE3 – Crystal enable



• XRAY inspection - schematics analysis ⊗

• Layer dissection – schematics analysis 🙂

• Logic analyzer – signal analysis 😳

#### XRAY PINOUT ANALYSIS



#### LAYER DISSECTION – EASIER TO ANALYZE THAN XRAY





#### MICROSOLDERING MADE EASY ③



#### SOLDER DEVICE TO ADAPTER



#### SIGNAL/PROTOCOL ANALYSIS WITH LOGIC ANALYZER



DSLogic Pro	64 M Samples(RLE) 🔹 😰 100 MHz 🔹 💽 😨 🥙 🚸 kasure Santh 🚰	ditaju <sup>*</sup>
LA	95.60µs +79240.30µs +79240.80µs +79244.60µs +79245.60µs +79245.60µ	
WE 7-0,9 D		
RE 7-0,77 D		
• <u></u> •		
_3 <u>_7 ~ 1 _ 1</u> <mark>8</mark>		
4 <u>571_X</u> 4		
5 <u>5-1-1</u> 5		
<u> </u>		
/ <u>/ / / / / / / / / / / / / / / / / / </u>		
we <u>」てて」</u> 2 🧕		
ALE <u>572_2</u>		
a: <u>5 - 2 - 2 - 2</u>		
ceo 」 ─ ጊ _ Ղ _ Ղ		

#### CONTROLLER READS SYSTEM DATA FROM NAND AFTER POWER UP

case 7 CORRECT V Options 55. 114432M Sample	les 💌 @ 100 MHz 💌 💽 Start Instant	Trigger Decoder Measure Set	arch File			.111.111.
0000 + 24.560 5.7131m   1441111111	ns +49.11ms +73.67mg +09.72ms +122.79 +87.27304ms				ns +343.80ms +368.36ms +392.92ms +417.47ms +442.03ms +466.59ms +491.1 	4ms +515.70ms +540.26ms +564.82ms
▶ <u>5<sup>-</sup>l_x</u> ▶						
」 <u>」」、 1</u>						
2 <u>「「こ」 X</u> 2						
∎₃ <u>5−1_1</u> ₃						
∎₄ <u>s=ı_x</u>						
∎₅ <u>5-1_1</u> 5>						
∎₀ <u>5⁻ュ_x</u> ₀>						
7 <u>5 - 2 - X</u> 7						
we 」 ー ユ _ ユ 🧿		11 11 1				
сео Г <sup>-</sup> 1 _ 12						
				_ ''		
				RE CA		
4						Trigger Time: 2017-07-05 11:12:57 Wed

#### PATTERN ANALYSIS

Parallel	7-0,9 D	0	FF	
o	<u></u>			
1				
2	」 」 」 」 」 」 2			
3	x			
4	x			
5				
6				_ (_ (_ (_ (_ (_ (_ (_ (_ (_ (_ (_ (_ (_
7				]
WP				
WE	 			
ALE	г—л т <mark>по</mark>			
ne	/			
KC.	/			
RB	J			
NC	J L _ I 15			

SLOW CONTROL SIGNALS ARE EASILY IDENTIFIABLE

#### PATTERN ANALYSIS

LA		39.60µs   	+79240.20µs	+79240.80µs   	+79241.40µs	+79242.00us +79.24195m +79.242	+ 79242,60us 231 <mark>m</mark> + 79,24267m - 1         5,1	+79243_20us +79.24303n +79.243	+79243.80µs 39ms ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	+79244,40µs +79.24424ms	+79245.00µs	+79245.60µs	+79246.20µs +79 	246.80µs +79247   	.40µs +79248.00  
WE	7-0,9 D			30		0	0 0	0	0				30		
RE	7-0,77 D								2						
0	<u></u> 0														
1	<u>5-1_1</u>														
2	<u></u> 2														
3	<u>5-1_1</u> 3	<u> </u>													
4	<u></u> 4	<u> </u>													
5	<u>5-1_1</u> 5	<u> </u>													
6	<u></u> 6														
7	<u></u> 7														
we	<u></u> 9														
ALE	<u>σ-ι_</u> χ 10														
CLE	<u></u>	<u> </u>													
CE0	<u>σ-ι_χ</u> 12	>													
RE	<u>5 - 1 - 1</u> 13	<u> </u>		S		ONTRO	L SIGN	ALS AN	D LATC	HES ARE	ALSO EA	SY TO S	POT		

#### PATTERN ANALYSIS

Parallel	7-0,77 D	
Parallel	7-0,9 D	30
o	<b>5−</b> ι_χ∘	
1	<u> </u>	
2	<b>」「し」</b> χ <mark>2</mark>	
3	<b>」</b> − τ _ τ <mark>3</mark>	
4	<b>」</b> − τ _	
5	<b>」</b> − τ _ τ <mark>Σ</mark>	
6	<u> </u>	
7	<u>σ = τ = π</u> τ	
WP	<i>Γ</i> −ι_π 8	
WE	<b>0</b>	IDENTIFICATION OF THE ORDER OF DATABUS SIGNALS IS USUALLY A NIGHTMARE
ALE	<u> </u>	HINT: LOOK FOR A STANDARD COMMANDS AND MEMORY IDENTIFIERS
CLE	<b>σ-ι_</b> χ <u>π</u>	
RE	<u> </u>	
CE	<i>σ</i> -ι_χ <mark>ν</mark>	
RB	」 <sup>−</sup> ι _ 1 <u>1</u> 4	
NC	1 1 15	

#### ONCE THE RIGHT PLACE WITH COMMANDS IS FOUND PINOUT CAN BE BRUTE FORCED

<del>▼</del> Menu			Visual Nand Reconstructor - 111						
nout analyzer 🗙 👜 Workspace									
	Fi	nd databus pinout			H	ex/Bit calculator 1			
	Hex	45 D7 98 B2 76							
Know	vn lines Logical analyze	·	Pinout			00.00.55			
Data	a bus Channel	Read ID bits	Channel		Hex	90 30 E5			
	~ CH0 ~	┍╖┎╖┥┥┥	CH0		100				
	~ СН1 ~		CH1		IO1				
	~ CH2 ~		CH2		102				
	~ CH3 ~		CH3		IO3				
	~ CH4 ~		CH4		IO4				
	~ CH5 ~		CH5		IO5				
	~ СНб ~		CH6		IO6				
	~ CH7 ~		CH7		107				
			Datastad ID						
	Unknown ID								
Find pino	out Clear	Hex to Bits	Bits to Hex		Hex to Bits	Bits to Hex	Clea		

#### READ MEMORY AND GET DATA!



#### FILE SYSTEM RECONSTRUCTION





### VISIT OUR BOOTH!



WWW.RUSOLUT.COM