19th - 20th Sept | 2 Days
In the security industry it is common to assume that security implemented in hardware is in to analysis. In reality the hardware may be the most vulnerable component of a security system. Analyzing hardware requires some additional knowledge about circuits, the engineering and especially the manufacturing. However, the skills required for performing vulnerability and/or risk analysis of the underlying circuit are very similar to vulnerability analysis of software.
This training will provide security professionals the skills necessary for performing the vulnerability analysis of Integrated Circuits (ICs). Students who complete this course will be familiar with all important classes of low-level hardware attacks. Students will have an opportunity to study several real-world examples of devices with different classes of vulnerabilities. Students will then develop analysis strategies for the target devices and will apply these strategies for extracting the data from images of the device.
Topics Covered during the course:
Assignment 1: Identification of Functional Block
Assignment 2: Logical Functions
Assignment 3: Reconstructing the Cell Library
Assignment 4: ROM Extraction
Assignment 5: Dynamic Extraction Techniques
Assignment 6: Manipulating the Execution Flow
Assignment 7: Focused Ion Beam Circuit edit
Oliver THOMAS studied Electrical Engineering (EE) and subsequently worked for a major semiconductor manufacturer designing analog circuits. Subsequently, Olivier began to work in the field of Integrated Circuit (IC) security as the head of one of the world's leading IC Analysis Labs. The lab primarily focused on securing future generation devices as well as developing countermeasures for current generation devices to combat piracy and counterfeiting. During this time Olivier helped develop many new and novel techniques for semi- and fully-invasive IC analysis. He has an extensive background in all the Failure Analysis techniques and equipment necessary for accessing vulnerable logic on a target device. Combined with his experience as an IC design engineer, Olivier continues to develop techniques for automating the analysis process. These techniques are not only applicable to lower-complexity devices such as smartcards, which are the traditional targets for IC analysis, but they are applicable to modern semiconductor devices with millions of gates, such as modern System-on-Chips (SoCs). Olivier is the author of ARES (Automated Reverse Engineering Software), a software toolchain for the efficient analysis of designs of independent of their logical size. He is the founder and a security consultant at Texplained SARL.
Subscribe with us by submitting your email address and know more about our future events and updated information.