

# BYPASS NXP LPC-FAMILY DEBUG CHECK WITH VOLTAGE FAULT INJECTION


Waleed AlZamil  
Embedded devices security researcher  
@WaleedAlzamil

Bandar Alharbi  
Cybersecurity researcher  
@0xB4x

# AGENDA

- Introduction
  - LPC
  - Goal
  - Security mechanism
- BootROM analysing & reverse engineering
  - Memory map & Boot process
  - Reverse engineering BootROM
  - Finding the vulnerability
- What is Fault injection (Glitching)?
- Glitching the LPC1343
  - Attack Setup
  - Power analysis
  - Recorded demo
- Conclusion

# INTRODUCTION



- LPC1343 is a Cortex-M3 MCU (pic of dev board from Olimex)
- Harvard architecture
- Microcontroller for embedded applications featuring a high level of integration and low power consumption
- Previous work on the LPC1343/... @Chris Gerlinsky

# GOAL

1. Study LPC debug locking mechanism
2. Targeting to unlock debug interface

# LPC CODE READ PROTECTION

Table 314. Code Read Protection (CRP) options


Name	Pattern programmed in 0x0000 02FC	Description
NO_ISP	0x4E69 7370	Prevents sampling of pin PIO0_1 for entering ISP mode. PIO0_1 is available for other uses.
CRP1	0x12345678	<p>Access to chip via the SWD pins is disabled. This mode allows partial flash update using the following ISP commands and restrictions:</p> <ul style="list-style-type: none"><li>• Write to RAM command cannot access RAM below 0x1000 0300.</li><li>• Copy RAM to flash command can not write to Sector 0.</li><li>• Erase command can erase Sector 0 only when all sectors are selected for erase.</li><li>• Compare command is disabled.</li><li>• Read Memory command is disabled.</li></ul> <p>This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased. Since compare command is disabled in case of partial updates the secondary loader should implement checksum mechanism to verify the integrity of the flash.</p>
CRP2	0x87654321	<p>Access to chip via the SWD pins is disabled. The following ISP commands are disabled:</p> <ul style="list-style-type: none"><li>• Read Memory</li><li>• Write to RAM</li><li>• Go</li><li>• Copy RAM to flash</li><li>• Compare</li></ul> <p>When CRP2 is enabled the ISP erase command only allows erasure of all user sectors.</p>
CRP3	0x43218765	<p>Access to chip via the SWD pins is disabled. ISP entry by pulling PIO0_1 LOW is disabled if a valid user code is present in flash sector 0.</p> <p>This mode effectively disables ISP override using PIO0_1 pin. It is up to the user's application to provide a flash update mechanism using IAP calls or call reinvoke ISP command to enable flash update via UART0.</p> <p><b>Caution: If CRP3 is selected, no future factory testing can be performed on the device.</b></p>

# LPC CODE READ PROTECTION


**Table 254. Code Read Protection hardware/software interaction**

CRP option	User Code Valid	PIO0_1 pin at reset	JTAG enabled	LPC13xx enters ISP mode	partial flash Update in ISP mode
No	No	x	Yes	Yes	Yes
No	Yes	High	Yes	No	NA
No	Yes	Low	Yes	Yes	Yes
CRP1	Yes	High	No	No	NA
CRP1	Yes	Low	No	Yes	Yes
CRP2	Yes	High	No	No	NA
CRP2	Yes	Low	No	Yes	No
CRP3	Yes	x	No	No	NA
CRP1	No	x	No	Yes	Yes
CRP2	No	x	No	Yes	No
CRP3	No	x	No	Yes	No

# LPC13xx MEMORY MAP




# LPC13xx BOOT PROCESS





# BOOTLOADER RE



```
CRP1_2_3_Enabled?
1fff0104 00 4a    ldr    r2,[PTR_Check_CRP_Value+1_1fff0108]    = 1fff0108
1fff0106 10 47    bx     r2=>Check_CRP_Value

PTR_Check_CRP_Value+1_1fff0108      XREF[1]: 1fff0104(R)
1fff0108 0d 01 ff 1f    addr   Check_CRP_Value+1

Check_CRP_Value+1                    XREF[1,1]: 1fff0106(j), 1fff0108(*)
Check_CRP_Value
1fff010c 1a 4a    ldr    r2,[->SYSCON_Reserved(23c-3f0)]        = 400488f0
1fff010e 1b 4b    ldr    r3,[->ROM_CRP_2fc]                      = 1fff013c
1fff0110 1b 68    ldr    r3,[r3,#0x0]==>ROM_CRP_2fc            = 000001fc
1fff0112 1c 4d    ldr    r5,[->CRP3]                             = 1fff0134
1fff0114 2d 68    ldr    r5,[r5,#0x0]==>CRP3                    = 48218768h
1fff0116 1c 4e    ldr    r6,[->CRP1]                             = 1fff0138
1fff0118 36 68    ldr    r6,[r6,#0x0]==>CRP1                    = 12845678h
1fff011a 1c 68    ldr    r4,[r3,#0x0]==>DAT_000002fc           B4:Load the configured CRP value
1fff011c ac 42    cmp    r4,r5                                    B4:Compare it with CRP3
1fff011e 01 d0    beq   LOAD_CRP2
1fff0120 b4 42    cmp    r4,r6                                    B4:Compare it with CRP1
1fff0122 01 d1    bne   FLASH_DEBUG_CTRL

LOAD_CRP2                             XREF[1]: 1fff011e(j)
1fff0124 16 4c    ldr    r4,[->CRP2]                             = 1fff0130
1fff0126 24 68    ldr    r4,[r4,#0x0]==>CRP2                    = 87654321h


FLASH_DEBUG_CTRL                       XREF[1]: 1fff0122(j)
1fff0128 14 60    str    r4,[r2,#0x0]==>SYSCON_Reserved(23c-3f0) B4:Store CRP2 value or [0x2fc] c...
                                                    into a reserved location!
                                                    = 40080000
1fff012a 0d 4a    ldr    r2,[->Peripherals::FMC]
1fff012c 13 68    ldr    r3,[r2,#0x0]==>Peripherals::FMC
```

R5=CRP3  
R6=CRP1

# BOOTLOADER RE

[0x2fc]:

CRP3



```

CRP1_2_3_Enabled?
1fff0104 00 4a    ldr    r2,[PTR_Check_CRP_Value+1_1fff0108]    = 1fff0108
1fff0106 10 47    bx     r2=>Check_CRP_Value

PTR_Check_CRP_Value+1_1fff0108      XREF[1]: 1fff0104(R)
1fff0108 0d 01 ff 1f  addr    Check_CRP_Value+1

Check_CRP_Value+1                    XREF[1,1]: 1fff0106(j), 1fff0108(*)
Check_CRP_Value
1fff010c 1a 4a    ldr    r2,[->SYSCON_Reserved(23c-3f0)]        = 400488f0
1fff010e 1b 4b    ldr    r3,[->ROM_CRP_2fc]                      = 1fff013c
1fff0110 1b 68    ldr    r3,[r3,#0x0]>=>ROM_CRP_2fc            = 000001fc
1fff0112 1c 4d    ldr    r5,[->CRP3]                              = 1fff0134
1fff0114 2d 68    ldr    r5,[r5,#0x0]>=>CRP3                    = 48218768h
1fff0116 1c 4e    ldr    r6,[->CRP1]                              = 1fff0138
1fff0118 36 68    ldr    r6,[r6,#0x0]>=>CRP1                    = 12845678h
1fff011a 1c 68    ldr    r4,[r3,#0x0]>=>DAT_000002fc
1fff011c ac 42    cmp    r4,r5
1fff011e 01 d0    beq    LOAD_CRP2
1fff0120 b4 42    cmp    r4,r6
1fff0122 01 d1    bne    FLASH_DEBUG_CTRL

LOAD_CRP2                             XREF[1]: 1fff011e(j)
1fff0124 16 4c    ldr    r4,[->CRP2]                              = 1fff0130
1fff0126 24 68    ldr    r4,[r4,#0x0]>=>CRP2                    = 87654321h

FLASH_DEBUG_CTRL                       XREF[1]: 1fff0122(j)
1fff0128 14 60    str    r4,[r2,#0x0]>=>SYSCON_Reserved(23c-3f0)  = 40080000
1fff012a 0d 4a    ldr    r2,[->Peripherals::FMC]
1fff012c 13 68    ldr    r3,[r2,#0x0]>=>Peripherals::FMC
  
```

R5=CRP3  
R6=CRP1


R4=CRP3

\*R4=0x87654321=CRP2

# BOOTLOADER RE

[0x2fc]:

CRP3



```

CRP1_2_3_Enabled?
1fff0104 00 4a    ldr    r2,[PTR_Check_CRP_Value+1_1fff0108]    = 1fff0108
1fff0106 10 47    bx     r2=>Check_CRP_Value

PTR_Check_CRP_Value+1_1fff0108      XREF[1]: 1fff0104(R)
1fff0108 0d 01 ff 1f  addr    Check_CRP_Value+1

Check_CRP_Value+1                    XREF[1,1]: 1fff0106(j), 1fff0108(*)
Check_CRP_Value
1fff010c 1a 4a    ldr    r2,[->SYSCON_Reserved(23c-3f0)]        = 400488f0
1fff010e 1b 4b    ldr    r3,[->ROM_CRP_2fc]                      = 1fff013c
1fff0110 1b 68    ldr    r3,[r3,#0x0]>=>ROM_CRP_2fc            = 000002fc
1fff0112 1c 4d    ldr    r5,[->CRP3]                              = 1fff0194
1fff0114 2d 68    ldr    r5,[r5,#0x0]>=>CRP3                    = 48218768h
1fff0116 1c 4e    ldr    r6,[->CRP1]                              = 1fff0198
1fff0118 36 68    ldr    r6,[r6,#0x0]>=>CRP1                    = 12845678h
1fff011a 1c 68    ldr    r4,[r3,#0x0]>=>DAT_000002fc
1fff011c ac 42    cmp    r4,r5
1fff011e 01 d0    beq    LOAD_CRP2
1fff0120 b4 42    cmp    r4,r6
1fff0122 01 d1    bne    FLASH_DEBUG_CTRL

LOAD_CRP2                              XREF[1]: 1fff011e(j)
1fff0124 16 4c    ldr    r4,[->CRP2]                              = 1fff0190
1fff0126 24 68    ldr    r4,[r4,#0x0]>=>CRP2                    = 87654321h

FLASH_DEBUG_CTRL                        XREF[1]: 1fff0122(j)
1fff0128 14 60    str    r4,[r2,#0x0]>=>SYSCON_Reserved(23c-3f0)  = 40080000

1fff012a 0d 4a    ldr    r2,[->Peripherals::FMC]
1fff012c 13 68    ldr    r3,[r2,#0x0]>=>Peripherals::FMC
  
```

R5=CRP3  
R6=CRP1

R4=CRP3


R4=CRP2

\*R4=0x87654321=CRP2

# BOOTLOADER RE

[0x2fc]:  
CRP1

CRP3



```

CRP1_2_3_Enabled?
1fff0104 00 4a    ldr    r2,[PTR_Check_CRP_Value+1_1fff0108]    = 1fff010d
1fff0106 10 47    bx     r2=>Check_CRP_Value

PTR_Check_CRP_Value+1_1fff0108    XREF[1]:    1fff0104(R)
1fff0108 0d 01 ff 1f    addr    Check_CRP_Value+1

Check_CRP_Value+1                XREF[1,1]:  1fff0106(j), 1fff0108(*)
Check_CRP_Value
1fff010c 1a 4a    ldr    r2,[->SYSCON_Reserved(23c-3f0)]        = 400488f0
1fff010e 1b 4b    ldr    r3,[->ROM_CRP_2fc]                    = 1fff013c
1fff0110 1b 68    ldr    r3,[r3,#0x0]==>ROM_CRP_2fc          = 000001f3b
1fff0112 1c 4d    ldr    r5,[->CRP3]                          = 1fff0134
1fff0114 2d 68    ldr    r5,[r5,#0x0]==>CRP3                 = 48218768h
1fff0116 1c 4e    ldr    r6,[->CRP1]                          = 1fff0138
1fff0118 36 68    ldr    r6,[r6,#0x0]==>CRP1                 = 12845678h
1fff011a 1c 68    ldr    r4,[r3,#0x0]==>DAT_000002fc
1fff011c ac 42    cmp    r4,r5
1fff011e 01 d0    beq    LOAD_CRP2
1fff0120 b4 42    cmp    r4,r6
1fff0122 01 d1    bne    FLASH_DEBUG_CTRL

LOAD_CRP2                        XREF[1]:    1fff011e(j)
1fff0124 16 4c    ldr    r4,[->CRP2]                          = 1fff0130
1fff0126 24 68    ldr    r4,[r4,#0x0]==>CRP2                 = 87654321h

FLASH_DEBUG_CTRL                XREF[1]:    1fff0122(j)
1fff0128 14 60    str    r4,[r2,#0x0]==>SYSCON_Reserved(23c-3f0)
                                     B4:Store CRP2 value or [0x2fc] c...
                                     into a reserved location!
1fff012a 0d 4a    ldr    r2,[->Peripherals::FMC]              = 4008c000
1fff012c 13 68    ldr    r3,[r2,#0x0]==>Peripherals::FMC
  
```

R5=CRP3  
R6=CRP1


R4=CRP1

\*R4=0x87654321=CRP2

# BOOTLOADER RE

[0x2fc]:  
CRP1

CRP3



```

CRP1_2_3_Enabled?
1fff0104 00 4a    ldr    r2,[PTR_Check_CRP_Value+1_1fff0108]    = 1fff0108
1fff0106 10 47    bx     r2=>Check_CRP_Value

PTR_Check_CRP_Value+1_1fff0108      XREF[1]:  1fff0104(R)
1fff0108 0d 01 ff 1f  addr    Check_CRP_Value+1

Check_CRP_Value+1                    XREF[1,1]: 1fff0106(j), 1fff0108(*)
Check_CRP_Value
1fff010c 1a 4a    ldr    r2,[->SYSCON_Reserved(23c-3f0)]        = 400488f0
1fff010e 1b 4b    ldr    r3,[->ROM_CRP_2fc]                      = 1fff013c
1fff0110 1b 68    ldr    r3,[r3,#0x0]==>ROM_CRP_2fc            = 000001f3b
1fff0112 1c 4d    ldr    r5,[->CRP3]                             = 1fff0134
1fff0114 2d 68    ldr    r5,[r5,#0x0]==>CRP3                    = 48218765h
1fff0116 1c 4e    ldr    r6,[->CRP1]                             = 1fff0138
1fff0118 36 68    ldr    r6,[r6,#0x0]==>CRP1                    = 12845678h
1fff011a 1c 68    ldr    r4,[r3,#0x0]==>DAT_000002fc
1fff011c ac 42    cmp    r4,r5
1fff011e 01 d0    beq    LOAD_CRP2
1fff0120 b4 42    cmp    r4,r6
1fff0122 01 d1    bne    FLASH_DEBUG_CTRL

LOAD_CRP2                             XREF[1]:  1fff011e(j)
1fff0124 16 4c    ldr    r4,[->CRP2]                             = 1fff0130
1fff0126 24 68    ldr    r4,[r4,#0x0]==>CRP2                    = 87654321h

FLASH_DEBUG_CTRL                       XREF[1]:  1fff0122(j)
1fff0128 14 60    str    r4,[r2,#0x0]==>SYSCON_Reserved(23c-3f0) = 40080000

1fff012a 0d 4a    ldr    r2,[->Peripherals::FMC]
1fff012c 13 68    ldr    r3,[r2,#0x0]==>Peripherals::FMC
  
```

R5=CRP3  
R6=CRP1


R4=CRP1

R4=CRP2

\*R4=0x87654321=CRP2

# BOOTLOADER RE

[0x2fc]:  
CRP1  
CRP2/NO\_ISP/NO\_CRP...  
CRP3



```

CRP1_2_3_Enabled?
1fff0104 00 4a    ldr    r2,[PTR_Check_CRP_Value+1_1fff0108]    = 1fff0108
1fff0106 10 47    bx     r2=>Check_CRP_Value

PTR_Check_CRP_Value+1_1fff0108      XREF[1]: 1fff0104(R)
1fff0108 0d 01 ff 1f  addr    Check_CRP_Value+1

Check_CRP_Value+1                    XREF[1,1]: 1fff0106(j), 1fff0108(*)
Check_CRP_Value
1fff010c 1a 4a    ldr    r2,[->SYSCON_Reserved(23c-3f0)]        = 400488f0
1fff010e 1b 4b    ldr    r3,[->ROM_CRP_2fc]                      = 1fff013c
1fff0110 1b 68    ldr    r3,[r3,#0x0]==>ROM_CRP_2fc            = 000001fc
1fff0112 1c 4d    ldr    r5,[->CRP3]                              = 1fff0194
1fff0114 2d 68    ldr    r5,[r5,#0x0]==>CRP3                    = 48218768h
1fff0116 1c 4e    ldr    r6,[->CRP1]                              = 1fff0198
1fff0118 36 68    ldr    r6,[r6,#0x0]==>CRP1                    = 12845678h
1fff011a 1c 68    ldr    r4,[r3,#0x0]==>DAT_000002fc
1fff011c ac 42    cmp    r4,r5
1fff011e 01 d0    beq    LOAD_CRP2
1fff0120 b4 42    cmp    r4,r6
1fff0122 01 d1    bne    FLASH_DEBUG_CTRL

LOAD_CRP2                             XREF[1]: 1fff011e(j)
1fff0124 16 4c    ldr    r4,[->CRP2]                              = 1fff0190
1fff0126 24 68    ldr    r4,[r4,#0x0]==>CRP2                    = 87654321h

FLASH_DEBUG_CTRL                       XREF[1]: 1fff0122(j)
1fff0128 14 60    str    r4,[r2,#0x0]==>SYSCON_Reserved(23c-3f0) = 4008c000
1fff012a 0d 4a    ldr    r2,[->Peripherals::FMC]
1fff012c 13 68    ldr    r3,[r2,#0x0]==>Peripherals::FMC
  
```

R5=CRP3  
R6=CRP1


B4:Load the configured CRP value  
B4:Compare it with CRP3

B4:Compare it with CRP1

B4:Store CRP2 value or [0x2fc] c...  
into a reserved location!

\*The value that disables JTAG:0x87654321=CRP2

# BOOTLOADER VULNERABILITY



Corrupting the configuration values  
Register corruption  
Bypass the load  
Bypass/Corrupt compare instruction  
...

CRP1	0x12345678
CRP2	0x87654321
CRP3	0x43218765
NO_ISP	0x4E697370
<hr/>	
NO_CRP	0xFFFFFFFF
	0x00000000
	0xB4B4B4B4....


# WHAT IS FAULT INJECTION (GLITCHING)?

- Hardware corruption on a normal device
- Causes undefined behavior
- Examples [bit flip, instruction skip, change an instruction, ...etc]




# TECHNIQUES

- **Clock**
- Voltage
- Electromagnetic
- Laser
- And more...




# TECHNIQUES

- Clock
- **Voltage**
- Electromagnetic
- Laser
- And more...




# TECHNIQUES

- Clock
- Voltage
- **Electromagnetic**
- Laser
- And more...




# TECHNIQUES


- Clock
- Voltage
- Electromagnetic
- **Laser**
- And more...



# IS IT DIFFICULT?




# IS IT DIFFICULT?



# EXAMPLES

How the Apple AirTags were hacked



# EXAMPLES





# EXAMPLES



---

[How I hacked a hardware crypto wallet and recovered \\$2 million](#) (Joe Grand)

[Wallet.fail](#) (Thomas, Dmitry, Josh)

[Kraken Security Labs](#) (Nick)

[Glitching Trezor using EMFI Through The Enclosure](#) (Colin O'flynn)

# BEFORE THE ATTACK



- Inspired by Recon Brussels 2017 talk, by Chris Gerlinsky.

# BEFORE THE ATTACK


- Inspired by Recon Brussels 2017 talk, by Chris Gerlinsky.




# ATTACK SETUP




# ATTACK SETUP



# POWER ANALYSIS



# POWER ANALYSIS



M1	M2	+
10.0 mV	10.0 mV	
5.00 μs/div	5.00 μs/div	


Tbase	-148.6 μs	Trigger	CS DC
	10.0 μs/div	Norm	3.2896 V
1 MS	10 GS/s	Edge	Positive

# THE ATTACK


- We did the attack first with a **RESET** setup, but we didn't succeed !!
- After we changed the setup. **POWER ON** is the trigger now.
- And did the attack we succeeded !!



# THE ATTACK




Recorded demo




```
###locked from bootloader###  
S2 = True  
S1 = True  
[]
```


# RESULT (CRP1 GLITCH)




# RESULT (CRP1 & NO CRP)



# RESULT (CRP2 GLITCH)



# RESLUT (CRP2 & NO\_CRP)




C2	DC1M	M1
	10.0 mV	10.0 mV
	-3.30520 V	5.00 μs/div
↓	3.32411 V	↓
↑	3.31633 V	↑
Δy	-7.78 mV	Δy



Tbase	-153.5 μs	Trigger	C3 DC
	5.00 μs/div	Stop	3.2896 V
1 MS	20 GS/s	Edge	Positive
X1=	146.89030 μs	ΔX=	8.51580 μs
X2=	155.40610 μs	1/ΔX=	117.4288 kHz

# RESLUT (CRP1,2 & NO\_CRP)





# PHILIPS → NXP

## UM10139

Volume 1: LPC214x User Manual

Rev. 01 — 15 August 2005

User manual

Semiconductors



Philips Semiconductors

Volume 1

UM10139

Chapter 21: Flash Memory

### 21.4.14 Boot process flowchart



## UM10139

LPC214x User manual

Rev. 4 — 23 April 2012


User manual

NXP Semiconductors

Chapter 21: LPC214x Flash memory

UM10139

### 21.4.14 Boot process flowchart



# PHILIPS → NXP



## UM10139

Volume 1: LPC214x User Manual

Rev. 01 — 15 August 2005

User manual


### 21.7 Code Read Protection (CRP)

Code read protection is enabled by programming the flash address location **0x1FC** (User flash sector 0) with value **0x8765 4321** (2271560481 Decimal). Address 0x1FC is used to allow some room for the FIQ exception handler. When the code read protection is enabled the JTAG debug port, external memory boot and the following ISP commands are disabled:

- Read Memory
- Write to RAM
- Go
- Copy RAM to Flash

The ISP commands mentioned above terminate with return code `CODE_READ_PROTECTION_ENABLED`. The ISP erase command only allows erasure of all user sectors when the code read protection is enabled. This limitation does not exist if the code read protection is not enabled. IAP commands are not affected by the code read protection.

**Important:** CRP is active/inactive once the device has gone through a power cycle.



## UM10139

LPC214x User manual

Rev. 4 — 23 April 2012

User manual

Table 289. Code Read Protection levels

Name	Pattern programmed in	Description
NO_ISP	0x4E69 7370	Prevents sampling of pin P0.14 for entering ISP mode. P0.14 is available for other uses.
CRP1	0x12345678	Access to chip via the JTAG pins is disabled. This mode allows partial Flash update using the following ISP commands and restrictions: <ul style="list-style-type: none"><li>• Write to RAM command can not access RAM below 0x40000200</li><li>• Copy RAM to Flash command can not write to Sector 0</li><li>• Erase command can erase Sector 0 only when all sectors are selected for erase</li><li>• Compare command is disabled</li></ul> This mode is useful when CRP is required and Flash field updates are needed but all sectors can not be erased. Since compare command is disabled in case of partial updates the secondary loader should implement checksum mechanism to verify the integrity of the Flash.
CRP2	0x87654321	Access to chip via the JTAG pins is disabled. The following ISP commands are disabled: <ul style="list-style-type: none"><li>• Read Memory</li><li>• Write to RAM</li><li>• Go</li><li>• Copy RAM to Flash</li><li>• Compare</li></ul> When CRP2 is enabled the ISP erase command only allows erasure of all user sectors.
CRP3	0x43218765	Access to chip via the JTAG pins is disabled. ISP entry by pulling P0.14 LOW is disabled if a valid user code is present in Flash sector 0. This mode effectively disables ISP override using P0.14 pin. It is up to the user's application to provide Flash update mechanism using IAP calls if necessary. <b>Caution:</b> If CRP3 is selected, no future factory testing can be performed on the device.

\*The value that disables JTAG: **0x87654321=CRP2**

# LPC FAMILY

- Sharing same CRP mechanism and boot process (based on user manuals)

- Cortex-M4

- LPC5411X
- LPC5410X
- LPC43XX
- LPC43SXX
- LPC40(8/7)X

- Cortex-M3

- LPC18XX
- LPC17XX
- LPC15XX
- LPC13XX

- Cortex-M0

- LPC8XX
- LPC51U68
- LPC11XX
- LPC122X

- ARM7

- LPC2XXX

- We've successfully apply our attack on
  - LPC812 & LPC1114 & LPC1343
- **ECRP** is introduced in **LPC546xx**
- **OTP** banks is used in **LPC540xx...**
- **LPC55xx** (Cortex-M33 ARM trustzone)

# CONCLUSION

- We reversed the bootROM and took power consumption traces
- Applied the attack based on **RESET** trigger. (Did Not succeed)
- Changed the setup, our glitch trigger now based on **POWER ON** (Succeeded!)
- CRP locking mechanisms exist since Philips time
- Contacted NXP to disclose (professional and fast)

# Q&A

**Thank you...**

# Resources

- LPC1311/13/42/43 User manual
- <https://github.com/leveldown-security/SVD-Loader-Ghidra>
- <https://github.com/CPELYon/lpctools>
- Gerlinsky, C. (2017, January 28). Breaking Code Read Protection on the NXP LPC-family Microcontrollers. Recon.  
[https://recon.cx/2017/brussels/talks/breaking\\_crp\\_on\\_nxp.html](https://recon.cx/2017/brussels/talks/breaking_crp_on_nxp.html)
- ChipWhisperer-Lite <https://www.newae.com/chipwhisperer>